

Notice of References Cited

Application/Control No.

09/699,077

Applicant(s)/Patent Under
Reexamination
ISHIDA ET AL.

Examiner

Ayal I Sharon

Art Unit

2123

Page 1 of 3

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-5,483,170	01-1996	Beasley et al.	324/537
	B	US-5,552,744	09-1996	Burlison et al.	327/401
	C	US-5,726,997	03-1998	Teene, Andres R.	324/765
	D	US-5,850,404	12-1998	Sanada, Masaru	714/745
	E	US-5,949,798	09-1999	Sakaguchi, Kazuhiro	1/1
	F	US-5,953,519	09-1999	Fura, David A.	716/18
	G	US-6,031,386	02-2000	Cole et al.	324/765
	H	US-6,140,832	10-2000	Vu et al.	324/765
	I	US-6,163,763	12-2000	Cox et al.	703/17
	J	US-6,175,244	01-2001	Gattiker et al.	324/765
	K	US-6,182,258	01-2001	Hollander, Yoav	714/739
	L	US-6,347,388	02-2002	Hollander, Yoav	714/739
	M	US-6,513,137	01-2003	Cortner et al.	714/736

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Beasley et al. "Idd Pulse Response Testing : A Unified Approach to Testing Digital and Analogue ICs." Electronics Letters. Nov 25, 1993. pp.2101-2103.
	V	Beasley et al. "Idd Pulse Response Testing on Analog and Digital CMOS Circuits." Proc. Int'l Test Conf, 1993. Oct. 21, 1993. pp.626-634.
	W	Jiang, W. and Vinnakota, B. "IC Test Using the Energy Consumption Ratio." Proc. 36th ACM/IEEE DAC. 1999. pp.976-981.
	X	Plusquellic, J.F. et al. "Digital IC Device Testing by Transient Signal Analysis (TSA)." Electronics Letters. Aug. 31, 1995. pp.1568-1570.

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

Notice of References Cited	Application/Control No. 09/699,077	Applicant(s)/Patent Under Reexamination ISHIDA ET AL.	
	Examiner Ayal I Sharon	Art Unit 2123	Page 2 of 3

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-			
	B	US-			
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Plusquellic, J.F. et al. "Digital Integrated Circuit Testing Using Transient Signal Analysis." Proc. Int'l Test Conf, 1996. Oct. 25, 1996. pp.481-490.
	V	Segura, J.A. "An Approach to Dynamic Power Consumption Current Testing of CMOS ICs." Proc. 13th IEEE VLSI Test Symposium, 1995. May 3, 1995. pp.95-100.
	W	Shyang-Tai, Su et al. "Dynamic Power Supply Current Monitoring of SRAMs." Proc. 7th Annual IEEE Int'l ASIC Conf. and Exhibit, 1994. Sept. 23, 1994. pp.370-373.
	X	Jian Liu, et al. "Power Supply Current Detectability of SRAM Defects." Proc. Of 4th Asian Test Symposium. Nov. 24, 1995. pp.367-373.

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

Notice of References CitedApplication/Control No.
09/699,077Applicant(s)/Patent Under
Reexamination
ISHIDA ET AL.Examiner
Ayal I SharonArt Unit
2123

Page 3 of 3

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-			
	B	US-			
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Makki, R. et al. "Transient Power Supply Current Testing of Digital CMOS Circuits." Proc. Int'l Test Conf, 1995. Oct. 25, 1996. pp.892-901.
	V	Jian Liu, et al. "Dynamic Power Supply Current Testing of CMOS SRAMs." Proc. 7th Asian Test Symposium, 1998. Dec. 4, 1998. pp.348-353.
	W	Agrawal, V. "Contest: A Concurrent Test Generator for Sequential Circuits." Proc. 25th ACM/IEEE DAC, 1988. 1988. pp.84-89.
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.